2016-04-25 18:00:01 +01:00
|
|
|
module Hardware
|
|
|
|
class CPU
|
|
|
|
class << self
|
2019-01-26 17:13:14 +00:00
|
|
|
undef type, family, universal_archs, features, sse4?
|
2016-04-25 18:00:01 +01:00
|
|
|
|
|
|
|
# These methods use info spewed out by sysctl.
|
|
|
|
# Look in <mach/machine.h> for decoding info.
|
|
|
|
def type
|
|
|
|
case sysctl_int("hw.cputype")
|
|
|
|
when 7
|
|
|
|
:intel
|
|
|
|
else
|
|
|
|
:dunno
|
|
|
|
end
|
|
|
|
end
|
|
|
|
|
|
|
|
def family
|
2019-01-26 17:13:14 +00:00
|
|
|
case sysctl_int("hw.cpufamily")
|
|
|
|
when 0x73d67300 # Yonah: Core Solo/Duo
|
|
|
|
:core
|
|
|
|
when 0x426f69ef # Merom: Core 2 Duo
|
|
|
|
:core2
|
|
|
|
when 0x78ea4fbc # Penryn
|
|
|
|
:penryn
|
|
|
|
when 0x6b5a4cd2 # Nehalem
|
|
|
|
:nehalem
|
|
|
|
when 0x573B5EEC # Arrandale
|
|
|
|
:arrandale
|
|
|
|
when 0x5490B78C # Sandy Bridge
|
|
|
|
:sandybridge
|
|
|
|
when 0x1F65E835 # Ivy Bridge
|
|
|
|
:ivybridge
|
|
|
|
when 0x10B282DC # Haswell
|
|
|
|
:haswell
|
|
|
|
when 0x582ed09c # Broadwell
|
|
|
|
:broadwell
|
|
|
|
when 0x37fc219f # Skylake
|
|
|
|
:skylake
|
|
|
|
when 0x0f817246 # Kaby Lake
|
|
|
|
:kabylake
|
|
|
|
else
|
|
|
|
:dunno
|
2016-04-25 18:00:01 +01:00
|
|
|
end
|
|
|
|
end
|
|
|
|
|
|
|
|
# Returns an array that's been extended with ArchitectureListExtension,
|
|
|
|
# which provides helpers like #as_arch_flags and #as_cmake_arch_flags.
|
|
|
|
def universal_archs
|
2019-01-08 19:13:46 +00:00
|
|
|
# Amazingly, this order (64, then 32) matters. It shouldn't, but it
|
|
|
|
# does. GCC (some versions? some systems?) can blow up if the other
|
|
|
|
# order is used.
|
|
|
|
# https://superuser.com/questions/740563/gcc-4-8-on-macos-fails-depending-on-arch-order
|
|
|
|
[arch_64_bit, arch_32_bit].extend ArchitectureListExtension
|
2016-04-25 18:00:01 +01:00
|
|
|
end
|
|
|
|
|
|
|
|
def features
|
|
|
|
@features ||= sysctl_n(
|
|
|
|
"machdep.cpu.features",
|
|
|
|
"machdep.cpu.extfeatures",
|
2017-02-12 15:06:54 +00:00
|
|
|
"machdep.cpu.leaf7_features",
|
2016-04-25 18:00:01 +01:00
|
|
|
).split(" ").map { |s| s.downcase.to_sym }
|
|
|
|
end
|
|
|
|
|
2018-04-07 20:28:56 +01:00
|
|
|
def sse4?
|
|
|
|
sysctl_bool("hw.optional.sse4_1")
|
|
|
|
end
|
|
|
|
|
|
|
|
def extmodel
|
|
|
|
sysctl_int("machdep.cpu.extmodel")
|
|
|
|
end
|
|
|
|
|
2016-04-25 18:00:01 +01:00
|
|
|
def aes?
|
|
|
|
sysctl_bool("hw.optional.aes")
|
|
|
|
end
|
|
|
|
|
|
|
|
def altivec?
|
|
|
|
sysctl_bool("hw.optional.altivec")
|
|
|
|
end
|
|
|
|
|
|
|
|
def avx?
|
|
|
|
sysctl_bool("hw.optional.avx1_0")
|
|
|
|
end
|
|
|
|
|
|
|
|
def avx2?
|
|
|
|
sysctl_bool("hw.optional.avx2_0")
|
|
|
|
end
|
|
|
|
|
|
|
|
def sse3?
|
|
|
|
sysctl_bool("hw.optional.sse3")
|
|
|
|
end
|
|
|
|
|
|
|
|
def ssse3?
|
|
|
|
sysctl_bool("hw.optional.supplementalsse3")
|
|
|
|
end
|
|
|
|
|
|
|
|
def sse4_2?
|
|
|
|
sysctl_bool("hw.optional.sse4_2")
|
|
|
|
end
|
|
|
|
|
|
|
|
private
|
|
|
|
|
|
|
|
def sysctl_bool(key)
|
|
|
|
sysctl_int(key) == 1
|
|
|
|
end
|
|
|
|
|
|
|
|
def sysctl_int(key)
|
|
|
|
sysctl_n(key).to_i
|
|
|
|
end
|
|
|
|
|
|
|
|
def sysctl_n(*keys)
|
|
|
|
(@properties ||= {}).fetch(keys) do
|
|
|
|
@properties[keys] = Utils.popen_read("/usr/sbin/sysctl", "-n", *keys)
|
|
|
|
end
|
|
|
|
end
|
|
|
|
end
|
|
|
|
end
|
|
|
|
end
|